Open-Silicon provides leading edge semiconductor solutions to get customer’s products to market. These solutions include traditional ASIC design, derivative and platform SoCs, hardware and software design services, and production handoffs where Open-Silicon provides manufacturing operations.
In addition to a broad menu of in-house engineering capabilities, Open-Silicon also utilizes the best-in-class engineering capabilities of partners like Synopsys, Cadence, S3, TSMC, ASE, and Wipro.
By combining the specific expertise necessary for each design with the most appropriate open-market technologies, and managing the process through a single point of organization and ownership, Open-Silicon has raised collaborative engineering to a new level.Since its founding in 2003, the company has focused on raising the bar on SoC execution, measuring the quality of engineering work and the ability to hit customer schedules and reporting that to the board of directors at every board meeting.
Also, the company has invested in technology, from the 2007 acquisition of Zenasis Technology, a leader in the processor performance space, to the 2009 acquisition of Silicon Logic Engineering, a leader in networking and computer system architecture, to the in-house developments of scan shift frequency scaling (TestMAX) and back biasing (VariMAX).
Adaptmicrosys hardware and software technology aims at boosting up the CPU performance and reducing power usage to get performance enhancement and power efficiency with this processing solution that keeps low cost in mind.
Adaptmicrosys has been developing innovative language-adaptive technologies for emerging computing/electronics/communication systems which require extreme sensitivity in energy consumption, performance, price, resource utilization (cache memory/channel bandwidth), security, and short time-to-market.
In particular, the Adaptmicrosys technologies aim toward energy/performance/price sensitive language-adaptive computing systems for processing behavior of instructions in lieu of executing an instruction after another.
This segmented execution is achieved by post-manufacturing instruction synthesis and customization including instruction packing and inline expansion for low-power and high-performance portable systems.
130 West 8th Street Erie. PA 16501
Contact: Kyu Jung
Carbon Design Systems is a seller of virtual prototypes for ARM Processor makers in partnership with ARM to enable architectural analysis and pre-silicon firmware development. Carbon Design Systems has been around for 12 – 13 years. Carbon Design Systems employs around 40 people. Virtual prototyping is the process of creating a computer designed prototype before a physical prototype is created. Carbon Design Systems helps ARM processor manufacturers by doing virtual prototyping for them. Carbon Design Systems provides its design systems for major companies such as Samsung.
Synopsys is the leading company by sales in the Electronic Design Automation (EDA) industry. Synopsys’ first and best-known product is Design Compiler, a logic-synthesis tool. Synopsys assists ARM processor manufacturers in the design of SoC’s. Synopsis has 8 billion dollars in revenue employing around 8,000 people world wide. Synopsys also has solutions for emulating your SoC.
Here are some of the latest Mentor Graphics embedded software development demos, showing their embedded hypervisor demo running on a Freescale i.MX6, running one OS for the touch-screen in a car, and another to run the car systems for example. They will soon have support for ARM Cortex-A15 and ARMv8 also. Mentor Graphics also talks about their Sourcery CodeBench Virtual Edition software that allows to develop solutions before the silicon being ready, developing software on hardware that does not yet exist.
Rick Merritt provides an overview of the ARM Techcon 2013, talking about some of the latest stories published in EETimes, talking about some of his stories written from the ARM Techcon, talking about some of the highlights at ARM Techcon and in General Technology.
Calypto Design Systems family of products enables ASIC, SOC and FPGA designers to quickly create fully-verified, power-optimized RTL for downstream synthesis and physical design. With Calypto’s Catapult High-Level Synthesis products, designers have the option of using SystemC or C++ to dramatically shorten the design cycle by producing correct-by-construction, error-free, PPA optimized RTL. Calypto’s PowerPro product line enables users to analyze both static and dynamic power usage at RTL and either automatically or manually create a power optimized RTL that includes memory and leakage power optimization. The SLEC family of products formally verifies the complete RTL without the need for time consuming simulation and complex testbenches. The end result is dramatic reduction in time to market with up to 60% reduction in power usage.
Marketing Programs Manager | Calypto Design Systems
1731 Technology Drive, Suite 340, San Jose, CA 95110
US FAE Manager | Calypto Design Systems
8005 SW Boeckman Rd, Wilsonville, OR 97070
w: 503.685.1859 | f: 503.685.7832 | c: 503.701.6915 | www.calypto.com
Field Applications Engineer| Calypto Design Systems
1731 Technology Drive, Suite 340, San Jose, CA 95110
Talking about the fabrication of ARM Processors, from 28/32nm HKMG to 20nm to upcoming FinFET 14nm process technologies with Subramani Kengeri, Vice President, Technology Architecture, Office of the CTO, Paul Colestock, Director, Strategic Marketing and Srinivas Nori, Director, Marketing, SoC Innovation at GlobalFoundries at ARM Techcon 2012.